Abstract--We have developed two radiation-hard ASICs for optical data transmission in the ATLAS pixel detector at the CERN Large Hadron Collider (LHC). The first circuit is a driver chip for a Vertical Cavity Surface Emitting Laser (VCSEL) diode to be used for 80 Mbit/s data transmission from the detector. The second circuit is a Bi-Phase Mark decoder chip to recover the control data and 40 MHz clock received optically by a PIN diode on the detector side. During ten years of operation at the LHC, the ATLAS optical link circuitry will be exposed to a maximum total fluence of 10 15 1-MeV-equivalent neutrons per cm 2 . We have successfully implemented both ASICs in a commercial 0.25 µm CMOS technology using standard layout techniques to enhance the radiation tolerance. Both chips are four-channel devices compatible with common cathode PIN and VCSEL arrays. We present results from final prototype circuits and from irradiation studies of both circuits with 24 GeV protons up to a total dose of 57 Mrad.
I. INTRODUCTION
HE Atlas pixel detector [1] , at present under construction, consists of two barrel layers and two forward and backward disks which provide at least two space point measurements. The pixel sensors, about 100 million channels, are read out by on-detector VLSI front-end electronics. To transfer data to and from the pixel detector an optical link system will be used. The overall link architecture is depicted in Fig. 1 . The low voltage differential signal (LVDS) from the on-detector electronics is converted by the VCSEL Driver Chip (VDC) into a single-ended signal appropriate to drive a Vertical Cavity Surface Emitting laser (VCSEL). The optical signal from the VCSEL is then transmitted to the Readout Device (ROD) via ~150 m long fibre. In systems with large distances and high density of communication channels it is customary to encode control signals and clock in the same signal line. The phase relation between clock and data is then automatically guaranteed. In the bi-phase mark (BPM) encoding schema, described later, there is the additional advantage that baseline shifts are avoided. The 40 MHz beam crossing clock from the ROD, BPM encoded with the command signal to control the pixel detector, is transmitted via a fiber to a PIN diode on the detector side. The BPM signal is then decoded using a Digital Opto-Receiver Integrated Circuit (DORIC). The clock and data signals recovered by the DORIC are in LVDS form for interfacing with the on-detector electronics. The VDC and DORIC circuitries will receive a maximum total fluence of 10 15 1-MeV-equivalent neutrons per cm 2 during ten years of operation at the LHC. In the present paper the performance of the final prototype of the radiation-hard VDC and DORIC circuits is described.
II. VDC CIRCUIT
The VDC is used to convert an LVDS input signal into a single-ended signal appropriate to drive a VCSEL in a common cathode array. The output current of the VDC is to be variable between 0 and 20 mA, nominally 10 mA, through an external control current, with a standing current (dim current) of ~1 mA to improve the switching speed of the VCSEL. The rise and fall times of the VCSEL driver current are required to be less than 1 ns and the duty cycle of the VDC output signal should be (50 ±4)%. Fig. 2 The differential driver contains a dummy driver circuit which in the VCSEL dim state draws an identical amount of current as is flowing through the VCSEL in the bright state. This enables the VDC to have constant current consumption, which minimizes the power supply noise on the ASICs carrier board (opto-board).
III. DORIC CIRCUIT
The function of the DORIC is to decode BPM encoded clock and data signals received by a PIN diode. The amplitude of the current from the PIN diode is expected to be in the range of 90 to 1000 µA. The 40 MHz clock recovered by the DORIC is required to have a duty cycle of (50±4) % with a total timing error of 1 ns. The bit error rate of the DORIC circuit is required to be less than 10 -11 at the end of life. Fig. 4 shows a block diagram of the DORIC circuit. In order to keep the PIN bias voltage of +10 V off the DORIC chip, we employ a single-ended preamplifier circuit to amplify the current signal produced by the PIN diode. Since singleended preamp circuits are sensitive to power supply noise, we utilize two identical preamp channels: a signal channel and a noise cancellation channel. The signal channel receives and amplifies the input signal from the anode of the PIN diode plus some noise picked up by the circuit. The noise cancellation channel amplifies noise similar to that picked up by the signal channel. The noise is then subtracted from the signal channel in the differential gain stage. To optimize the noise subtraction, the input load of the noise cancellation channel should be matched to the input load of the signal channel (PIN capacitance) via a dummy capacitance. To ensure that the DORIC logic locks into the correct recovered clock frequency, it needs to be trained over 25 µs time period, during which 20 MHz clock (no data) is being sent to the DORIC input. The 40 MHz recovered clock is the input to a delay locked loop that adjust the internal delays until a 50 % clock duty cycle is reached. After having locked into the correct duty cycle, the clock recovery circuit is insensitive to any extra transitions near the middle of the 25 ns intervals, and will continue to decode the clock correctly even in the presence of data 1 bits. The data recovery logic selects those transitions of the input signal which correspond to a high state of the data. It uses each input transition to latch the state of the recovered clock just prior to the current transition. The recovered clock is always in a low state for data 0 bits and always in a high state for data 1 bits. The thus decoded data is then stretched to non-return-tozero output stream.
IV. VDC AND DORIC DESIGN HISTORY
The pixel detector design of the VDC and the DORIC took advantage of the development work for similar circuits [2] used by the Semi-Conductor Tracker (SCT). Both SCT chips reached radiation-tolerance by using bipolar integrated circuits (AMS 0.8 µm BICMOS) and running with high currents in the 0-7803-8257-9/04/$20.00 © 2004 IEEE.
transistors at 4 V nominal supply voltage. The SCT chips are however not applicable for the higher radiation dosage and lower power budget requirements of the pixel detector.
We originally implemented the VDC and the DORIC circuits in the DMILL radiation-hard CMOS 0.8 µm technology with a nominal supply voltage of 3.2 V. Irradiation studies of the DMILL circuits with 24 GeV protons at CERN showed severe degradation of the circuit performance. We have therefore migrated the VDC and the DORIC design to a standard deep submicron (0.25 µm) CMOS technology with a nominal supply voltage of 2.5 V. The radiation hardness of the submicron technology results primarily from its low gate-oxide thickness [3] . The radiation tolerance can be further enhanced by designing all transistors in enclosed geometry and introducing guard rings wherever necessary. This special layout technique has been consequently applied to the VDC and the DORIC circuits.
Over the course of the prototype submissions, the VDC's total current consumption has been reduced and made more constant. Rise and fall times below 1 ns have been achieved. In the DORIC circuit, a feedback loop has been added to cancel the offsets at its differential gain stage. The differential pre-amp was replaced by a single-ended circuit. The layout has been carefully examined to minimize the coupling of the digital signals into the pre-amp stage. In the fifth submicron iteration we met all specified requirements for both fourchannel chips. The fifth iteration became the final prototype.
V. PERFORMANCE OF THE FINAL VDC AND DORIC PROTOTYPE
The four-channel VDC circuit consumes ~20 mA constant current plus the adjustable VCSEL drive current at the nominal supply voltage of 2.5 V. In Fig. 5 we show the VCSEL drive current generated by the VDC circuit measured as a function of the external control current I SET . A linear dependence of the VCSEL current on the I SET current is guaranteed for I SET up to ~0.8 mA. Above that value the VCSEL current saturates reaching a maximum between 13 and 15 mA depending on the I-V characteristic of the particular VCSEL channel. The measured dim current is close to the designed value of 1 mA. The rise and fall times of the VCSEL output signal are as required below 1 ns and the duty cycle of the transmitted 40 MHz signal is within the specification of (50 ± 4)%. The power consumption of the four-channel DORIC chip is ~84 mA at the nominal supply voltage of 2.5 V. The distribution of the minimum PIN current amplitude (PIN current threshold) for no bit errors in the decoded data is shown in Fig. 6 . The thresholds were measured for DORIC chips housed in a macro package. The actual thresholds measured on the opto-board are even lower due to a better noise subtraction. The achieved DORIC thresholds are below the minimum expected input current of 90 µA. The DORIC circuit meets all specifications for the PIN current amplitudes above the threshold up to the maximum amplitude of more than 2000 µA. In Fig. 7 we show the quality of the recovered 40 MHz clock measured for the PIN current amplitude of 100 µA. The distribution of the clock duty cycle and the clock jitter, both obtained from a sample of 32 DORIC channels, are plotted. 
VI. IRRADIATION STUDIES
In August 2003 we irradiated 20 VDC and 12 DORIC chips from the final submission with 24 GeV protons at CERN up to a dosage of 57 Mrad, which is twice the dosage to be collected by the optical link during its life time. As shown below, we observed no significant degradation of the VDC and DORIC performance due to the irradiation damage. The VCSEL drive current generated by the VDC, both bright and dim, remained unchanged during the irradiation as shown in Fig. 8 . A comparison of the rise time, the fall time and the duty cycle of the VCSEL light signal measured before and after the VDC irradiation is presented in Fig. 9 for a sample of 8 VDC channels.
For the DORIC circuit we observed that the PIN current threshold remained unaffected during the course of the irradiation. In Fig. 10 we show thresholds for 11 DORIC channels (optical links) working on the opto-board and monitored during the irradiation test. Fig. 9 . Quality of the VCSEL light signal before and after VDC irradiation.
We also compared the quality of the recovered clock measured before the irradiation test with the one re-measured several weeks after the irradiation was completed. No substantial change in the rise and fall times, the duty cycle and the jitter of the recovered clock was seen. 
VII. SUMMARY
We have developed the final prototype circuits for the VCSEL driver chip (VDC) and for the bi-phase mark decoder chip (DORIC) in a commercial 0.25 µm CMOS technology for use in the optical link system of the ATALS pixel detector. The circuits meet all the requirements and are suitable for the operation in the high radiation environment of the ATLAS experiment.
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